Altera Quartus II VHDL code compilation process

S

ssylee

When a particular VHDL project is compiled in Altera Quartus II, is
the code converted to digital logic and mapped the gates using look-up
tables?
 
M

Mike Treseler

ssylee said:
When a particular VHDL project is compiled in Altera Quartus II, is
the code converted to digital logic and mapped the gates using look-up
tables?

Synthesis converts well-formed code into a netlist
of gates (LUTs or MUXes) and flops that simulates the
same as the code.

For example, this code:
http://mysite.verizon.net/miketreseler/count_enable.vhd
becomes a logical netlist like this,
http://mysite.verizon.net/miketreseler/count_enable.pdf
and then a primitive netlist like this:
http://mysite.verizon.net/miketreseler/count_enable_map.pdf

-- Mike Treseler
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,744
Messages
2,569,484
Members
44,903
Latest member
orderPeak8CBDGummies

Latest Threads

Top