Altera Quartus II VHDL code compilation process

Discussion in 'VHDL' started by ssylee, Oct 26, 2008.

  1. ssylee

    ssylee Guest

    When a particular VHDL project is compiled in Altera Quartus II, is
    the code converted to digital logic and mapped the gates using look-up
    tables?
     
    ssylee, Oct 26, 2008
    #1
    1. Advertisements

  2. ssylee wrote:
    > When a particular VHDL project is compiled in Altera Quartus II, is
    > the code converted to digital logic and mapped the gates using look-up
    > tables?


    Synthesis converts well-formed code into a netlist
    of gates (LUTs or MUXes) and flops that simulates the
    same as the code.

    For example, this code:
    http://mysite.verizon.net/miketreseler/count_enable.vhd
    becomes a logical netlist like this,
    http://mysite.verizon.net/miketreseler/count_enable.pdf
    and then a primitive netlist like this:
    http://mysite.verizon.net/miketreseler/count_enable_map.pdf

    -- Mike Treseler
     
    Mike Treseler, Oct 26, 2008
    #2
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. dong seok huh
    Replies:
    1
    Views:
    949
    Bill Grubbs
    Sep 18, 2003
  2. ulla
    Replies:
    8
    Views:
    5,132
    ALuPin
    Sep 16, 2004
  3. Juan Carlos Allica
    Replies:
    2
    Views:
    837
    Noway2
    Jan 25, 2006
  4. Shannon
    Replies:
    20
    Views:
    11,157
  5. chaitu
    Replies:
    1
    Views:
    1,028
  6. fons
    Replies:
    0
    Views:
    879
  7. Peter Bluer
    Replies:
    1
    Views:
    3,333
    Mike Treseler
    Jan 7, 2010
  8. Philippe Faes
    Replies:
    0
    Views:
    731
    Philippe Faes
    Jun 24, 2012
Loading...