ANNC: Verilog Coding for FPGA Webcast

Discussion in 'VHDL' started by bart, Apr 9, 2008.

  1. bart

    bart Guest

    Lattice is holding a webcast tomorrow, Wednesday, April 9, "Optimizing
    Verilog Coding for More Efficient FPGA Synthesis." The presenter will
    be Troy Scott, from our software marketing group.

    If you're interested, the event takes place live at 11am Pacific,
    18:00 GMT. In addition, you will be able to view this webcast archive
    on-demand, at your convenience, starting a few hours after the live
    event takes place.

    You can register by clicking:
    http://asp2.centra.com/Reg/main/00000000f6ac0b011863c454de00773f/en_US&source=CA

    Bart Borosky, Lattice
    bart, Apr 9, 2008
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. bart
    Replies:
    1
    Views:
    579
  2. bart
    Replies:
    0
    Views:
    433
  3. bart
    Replies:
    0
    Views:
    416
  4. bart
    Replies:
    0
    Views:
    448
  5. bart
    Replies:
    2
    Views:
    986
Loading...

Share This Page