Bitstream programming

Discussion in 'VHDL' started by quad, Jan 2, 2007.

  1. quad

    quad Guest

    Hello
    I've started working on Xilinx Virtex II PRo FPGA kit for a project. Is
    there a way to configure bitstreams or netlists programmatically using
    C (i'm not looking at JBits!) so that i can configure the LUTs,IOBs
    according to my circuit needs?
    I also need to invoke iMPACT several times in my code to evaluate the
    fitness of my circuit. Will OLE automation be a solution to this
    problem?
    Any other alternatives or suggestions please!
    Regards
    quadruples
     
    quad, Jan 2, 2007
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Zak

    bitstream compatibility

    Zak, Oct 21, 2003, in forum: VHDL
    Replies:
    0
    Views:
    587
  2. Stefan Oedenkoven
    Replies:
    1
    Views:
    737
    zinga
    Jan 4, 2005
  3. Matt
    Replies:
    35
    Views:
    11,180
    George Neuner
    Jul 22, 2004
  4. Dietrich Epp

    Reading a Bitstream

    Dietrich Epp, Nov 18, 2003, in forum: Python
    Replies:
    7
    Views:
    767
    Patrick Maupin
    Nov 21, 2003
  5. Casey Hawthorne
    Replies:
    4
    Views:
    1,341
    Jarek Zgoda
    Aug 4, 2006
  6. lightofspace

    Case range with bitstream: VHDL

    lightofspace, Oct 31, 2006, in forum: VHDL
    Replies:
    0
    Views:
    1,767
    lightofspace
    Oct 31, 2006
  7. Joe Mayo
    Replies:
    168
    Views:
    4,710
    David Thompson
    Oct 22, 2007
  8. PSN
    Replies:
    1
    Views:
    477
    Chris Fairles
    Dec 13, 2007
Loading...