Building Delay Elements

Discussion in 'VHDL' started by Steven Archibald, Feb 26, 2004.

  1. I am trying to implement the Xilinx DDR SDRAM memory contoller detailed in
    XAPP253 and am having problems with the data strobe line during a read
    cycle. I need to somehow add a delay onto the incoming data strobe signal.
    In Xilinx apllication note 688 it describes a way of building delay elements
    using LUTs. Does anybody know how this can be implemented? I am programming
    in VHDL and targeting a Virtex II Pro.
     
    Steven Archibald, Feb 26, 2004
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Wolfgang Lipp
    Replies:
    1
    Views:
    557
    Patrick TJ McPhee
    Jan 30, 2004
  2. Wolfgang Lipp
    Replies:
    0
    Views:
    641
    Wolfgang Lipp
    Jan 28, 2004
  3. Jyrki Keisala

    Elements within elements

    Jyrki Keisala, Jun 8, 2005, in forum: XML
    Replies:
    5
    Views:
    644
    William Park
    Jun 15, 2005
  4. Billy
    Replies:
    4
    Views:
    447
    Billy
    Sep 12, 2005
  5. Midex
    Replies:
    24
    Views:
    1,264
  6. Klaus
    Replies:
    2
    Views:
    504
    Klaus
    Nov 12, 2011
  7. Replies:
    1
    Views:
    221
  8. Klaus
    Replies:
    1
    Views:
    623
    Klaus
    Aug 8, 2012
Loading...