Cache Analysis

S

srimks11

Hi.

I had implemented PREFETCH (PREF @R1) insn and it's perfectly
generating instructions within the assembly code. Generation of
prefetch opcode value matches with objdump generated opcode and
simulator generated opcode.

The simulator can't cross verify the content of CACHE after data is
sent from register R1 to cache.

GDB (v-6.6) doesn't have support to verify cache content.

I had build the insn on GCC(v4.3) and cross-compiled for one of the
RISC based architecture.

How can I cross-verify the cache content?

BR
Mukesh K Srivastava
 
W

Walter Roberson

I had implemented PREFETCH (PREF @R1) insn and it's perfectly
generating instructions within the assembly code.

Prefetch, assembly code, cache, odump, simulators, debuggers --
none of these things are defined by the C language. All of them
are system specific. You will need to ask in a newsgroup that deals
with your particular system or tool chain.

Do not, by the way, be surprised if it turns out that the answer is
"All you can do is put on a hardware probe."
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,744
Messages
2,569,482
Members
44,901
Latest member
Noble71S45

Latest Threads

Top