Cambridge U.K and the use of verilog

Discussion in 'VHDL' started by Jezmo, Sep 24, 2011.

  1. Jezmo

    Jezmo Guest

    Does anyone know why there is a sudden increase in the number of
    cambridge companies asking for new hires who work in verilog ? I hope
    it isn't down to an increase in the number of American CTOs who don't
    understand VHDL.
     
    Jezmo, Sep 24, 2011
    #1
    1. Advertisements

  2. Jezmo

    Tricky Guest

    On Sep 24, 9:13 pm, Jezmo <> wrote:
    > Does anyone know why there is a sudden increase in the number of
    > cambridge companies asking for new hires who work in verilog ? I hope
    > it isn't down to an increase in the number of American CTOs who don't
    > understand VHDL.


    Is it not just a recruitment drive by the local ASIC producers, whom I
    always understood to be more common verilog users than VHDL?
     
    Tricky, Sep 26, 2011
    #2
    1. Advertisements

  3. Jezmo

    Jezmo Guest

    On Sep 26, 4:01 am, Tricky <> wrote:
    > On Sep 24, 9:13 pm, Jezmo <> wrote:
    >
    > > Does anyone know why there is a sudden increase in the number of
    > > cambridge companies asking for new hires who work in verilog ? I hope
    > > it isn't down to an increase in the number of American CTOs who don't
    > > understand VHDL.

    >
    > Is it not just a recruitment drive by the local ASIC producers, whom I
    > always understood to be more common verilog users than VHDL?


    You may well be right, I had a strange call from a recruitment firm
    asking me if I wanted to do processor design in VHDL and then started
    asking me about had I done verification using verilog and
    systemverilog, sometimes it really makes you wonder if they understand
    what the hell they are talking about.
     
    Jezmo, Sep 27, 2011
    #3
  4. On 27 Sep., 10:23, Jezmo <> wrote:
    > You may well be right, I had a strange call from a recruitment firm
    > asking me if I wanted to do processor design in VHDL and then started
    > asking me about had I done verification using verilog and
    > systemverilog, sometimes it really makes you wonder if they understand
    > what the hell they are talking about.


    I see a trend to design RTL in VHDL and build testbenches in SV.
    Another trend is usage of IP in whatever language you get the IP,
    resulting in mixed language designs.
    So you need designers with good skills in VHDL but also able to
    understand a bit Verilog (SV, C,...).

    bye Thomas
     
    Thomas Stanka, Sep 27, 2011
    #4
  5. Jezmo

    Jezmo Guest

    On Sep 27, 1:42 pm, Thomas Stanka <>
    wrote:
    > On 27 Sep., 10:23, Jezmo <> wrote:
    >
    > > You may well be right, I had a strange call from a recruitment firm
    > > asking me if I wanted to do processor design in VHDL and then started
    > > asking me about had I done verification using verilog and
    > > systemverilog, sometimes it really makes you wonder if they understand
    > > what the hell they are talking about.

    >
    > I see a trend to design RTL in VHDL and build testbenches in SV.
    > Another trend is usage of IP in whatever language you get the IP,
    > resulting in mixed language designs.
    > So you need designers with good skills in VHDL but also able to
    > understand a bit Verilog (SV, C,...).
    >
    > bye Thomas


    Well it just so happens that I am working on a JESD204B interface
    which may need to be written in verilog depending on what people want,
    so that will be fun, possibly.
     
    Jezmo, Oct 4, 2011
    #5
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Syv Knight
    Replies:
    0
    Views:
    516
    Syv Knight
    Nov 24, 2005
  2. Alex Brown
    Replies:
    0
    Views:
    581
    Alex Brown
    Feb 17, 2004
  3. Replies:
    0
    Views:
    1,940
  4. bigyellow
    Replies:
    1
    Views:
    635
    HT-Lab
    Jun 30, 2008
  5. picnanard
    Replies:
    0
    Views:
    680
    picnanard
    Mar 12, 2009
  6. Replies:
    0
    Views:
    495
  7. kin
    Replies:
    0
    Views:
    300
  8. Daniel Jackson

    job:mysql dba, cambridge

    Daniel Jackson, Nov 30, 2007, in forum: Ruby
    Replies:
    1
    Views:
    161
    Tomas Pospisek's Mailing Lists
    Nov 30, 2007
Loading...