"casting" bits to bits?

[sergey]

Hi all again,

Probably a stupid question, but...

I have a signal in my testbench that's "sfixed(X downto -Y)" (sfixed
being signed fixed from David Bishop's fixed-point library).

When I synthesized the actual component, the synthesized model VHDL
converted all of the sfixed to std_logic_vectors.

How do I now map my sfixed in the testbench to std_logic_vector in the
model? (its all just bits of the same length...)

Thanks,

Sergey

 

[sergey]

Yup, stupid question sorry guys.

Should've looked at the fixed point manual:

Most synthesis tools do not support any I/O format other than
"std_logic_vector" and "std_logic". Thus, functions have been
created to convert between std_logic_vector and ufixed or sfixed and
vice versa:
uf7_3 <= to_ufixed (slv7, uf7_3'high, uf7_3'low);
and
slv7 <= to_slv (uf7_3);

-- Sergey