clock divider

Discussion in 'VHDL' started by FP, Jun 2, 2008.

  1. FP

    FP Guest

    How do I design a clock divider without using initial conditions. I
    designed once using initial values but they dont mean anything in
    synthesis.

    Thanks in advance for your help
    FP, Jun 2, 2008
    #1
    1. Advertising

  2. FP

    KJ Guest

    On Jun 2, 4:10 pm, FP <> wrote:
    > How do I design a clock divider without using initial conditions.


    With a reset signal.

    > I designed once using initial values but they dont mean anything in
    > synthesis.
    >

    If your targetted part has a specified power up state and the tools
    that you choose to use support initial values then initial values will
    work just fine.

    KJ
    KJ, Jun 2, 2008
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Mohammed  A khader

    Clock Divider

    Mohammed A khader, Mar 10, 2005, in forum: VHDL
    Replies:
    4
    Views:
    21,245
  2. Replies:
    2
    Views:
    619
  3. Matt Clement

    MCU clock divider vs. VHDL divider

    Matt Clement, Apr 20, 2006, in forum: VHDL
    Replies:
    3
    Views:
    4,215
    Marcus Harnisch
    Apr 28, 2006
  4. clock divider by 2

    , Aug 15, 2006, in forum: VHDL
    Replies:
    3
    Views:
    14,648
    arant
    Aug 16, 2006
  5. oppenheimer

    Clock divider?

    oppenheimer, Jun 7, 2008, in forum: VHDL
    Replies:
    2
    Views:
    1,379
    oppenheimer
    Jun 8, 2008
Loading...

Share This Page