clock-domain-crossing simulation in Altera

Discussion in 'VHDL' started by kpram, Nov 15, 2007.

  1. kpram

    kpram

    Joined:
    Nov 15, 2007
    Messages:
    1
    Likes Received:
    0
    Hi all

    Does anyone knows of a way to tell Quartus that a particular FF is a clock-domain-crossing FF so that post-route netlist instantiates a FF for that, which does not propagate "X".

    In Xilinx this is done by applying the ASYNC_REG attribute. But haven't found anything similar in Altera.

    regards,

    Kostas
     
    kpram, Nov 15, 2007
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Valentin Tihomirov

    Are clock and divided clock synchronous?

    Valentin Tihomirov, Oct 23, 2003, in forum: VHDL
    Replies:
    11
    Views:
    3,763
    louis lin
    Oct 28, 2003
  2. Thomas Fischer
    Replies:
    2
    Views:
    3,976
    Paul Uiterlinden
    Apr 11, 2005
  3. simon.stockton@baesystems.com
    Replies:
    4
    Views:
    979
    Peter Alfke
    Apr 27, 2006
  4. abhisheknag@gmail.com

    Arbitrary Clock Frequencies From Base Clock

    abhisheknag@gmail.com, Jun 19, 2006, in forum: VHDL
    Replies:
    5
    Views:
    2,718
    Ricardo
    Jun 23, 2006
  5. news reader
    Replies:
    1
    Views:
    1,307
    Rajkumar Kadam
    May 19, 2007
  6. chaitu
    Replies:
    1
    Views:
    1,029
    MikeShepherd564@btinternet.com
    Jan 28, 2008
  7. Petter Gustad
    Replies:
    1
    Views:
    1,703
    Petter Gustad
    Sep 19, 2009
  8. faust861
    Replies:
    0
    Views:
    1,420
    faust861
    Jun 23, 2010
Loading...