Clock Frequency & timming constraints

Discussion in 'VHDL' started by samehsh, Nov 22, 2008.

  1. samehsh

    samehsh

    Joined:
    Jun 8, 2008
    Messages:
    7
    Likes Received:
    0
    Tool: Xilinx ISE 9.1

    I'm doing a multiplier for binary number and i get a clock frequecncy value in synthesis report does this meaning thing? specially i assign other clock frequency in timing constraints.
     
    samehsh, Nov 22, 2008
    #1
    1. Advertisements

  2. samehsh

    jeppe

    Joined:
    Mar 10, 2008
    Messages:
    348
    Likes Received:
    0
    Location:
    Denmark
    I guess the value you got in the rapport would be the Max frequency - you can use lower frequencies in the real design

    Jeppe
     
    jeppe, Nov 22, 2008
    #2
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Skybuck Flying

    Maximum clock frequency ?

    Skybuck Flying, Aug 2, 2005, in forum: VHDL
    Replies:
    20
    Views:
    6,058
    Colonel Forbin
    Aug 10, 2005
  2. zty
    Replies:
    0
    Views:
    778
  3. LearnVHDL

    Double Clock Frequency

    LearnVHDL, Mar 13, 2007, in forum: VHDL
    Replies:
    1
    Views:
    2,371
    scottcarl
    May 17, 2007
  4. intervoid

    Clock Frequency Detection

    intervoid, Oct 30, 2007, in forum: VHDL
    Replies:
    0
    Views:
    1,393
    intervoid
    Oct 30, 2007
  5. Amit

    clock frequency

    Amit, Apr 16, 2008, in forum: VHDL
    Replies:
    5
    Views:
    1,393
    kennheinrich@sympatico.ca
    Apr 17, 2008
  6. x1
    Replies:
    9
    Views:
    637
    Rick DeNatale
    Oct 12, 2006
  7. PerlFAQ Server
    Replies:
    0
    Views:
    343
    PerlFAQ Server
    Feb 1, 2011
  8. PerlFAQ Server
    Replies:
    0
    Views:
    325
    PerlFAQ Server
    Mar 26, 2011
Loading...