code for FIFO implementation using block RAM

V

vibeni

Joined
Jul 25, 2007
Messages
2
Reaction score
0
i have to do a module to implement a synchronous 4Kx36 FIFO using Block RAM. but the problem is that virtex 2 series has only 18Kb block RAM. please help me with this.
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Similar Threads

Updating Inventory using First In First out(FIFO) 1
fifo reading 3
Cannot Read Data in 1-Port RAM IP Core 0
constrained random verification of a fifo - with OSVVM 1
Distributed Ram with Initial Values (Virtex) 11
signal ram: ram_t := (others => (others '0')); 3
Clickable Div Block 1
using FIFO in vhdl 2

Members online

Total: 29 (members: 2, guests: 27)
Robots: 421

Forum statistics

Threads
473,768
Messages
2,569,574
Members
45,048
Latest member
verona

Latest Threads

Top