Coding for CPLD vs FPGA

A

axr0284

Hi,
I was wondering if there are any general rules when coding for a CPLD
versus an FPGA. Thanks,
Amish
 
M

Mike Treseler

axr0284 said:
Hi,
I was wondering if there are any general rules when coding for a CPLD
versus an FPGA. Thanks,

CPLDs are sometimes faster for simple blocks.
They often have fewer flops and no block ram.
But it's just another target device for synthesis.
It either fits and makes Fmax, or it doesn't.
I don't change coding style.

-- Mike Treseler
 
A

axr0284

CPLDs are sometimes faster for simple blocks.
They often have fewer flops and no block ram.
But it's just another target device for synthesis.
It either fits and makes Fmax, or it doesn't.
I don't change coding style.

       -- Mike Treseler

Thanks for the answer.
Amish
 
W

want.a.friendlier.world

I'm not officially affiliated with Xilinx, but Xilinx Education does
have a course for coding for CPLDs... check out Xilinx education on
the Xilinx website if you're interested.
 
B

bryce.bolton

Hi,
I was wondering if there are any general rules when coding for a CPLD
versus an FPGA. Thanks,
Amish

I have found that some vendor-bundled CPLD synthesis tools are
sensitive to entity complexity and size. So, for the CPLD with say 4
physical regions you might break your design apart into smaller
chunks. I have seen cases where the same design coded 2 different
ways is the difference between fits or doesn't fit. There are likely
some performance implications but I didn't look into that. If you
have good synthesis tools then this is probably less of an issue.

-Bryce Bolton
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,743
Messages
2,569,478
Members
44,898
Latest member
BlairH7607

Latest Threads

Top