Configuration for VHDL entity instantiated under Verilog module

Discussion in 'VHDL' started by AnandA, Apr 1, 2009.

  1. AnandA

    AnandA Guest

    I have following hierarchy:

    TB(VHDL) - DUT(VHDL) - Block(Verilog) - Sub-block(VHDL).

    the sub-block(vhdl) has a dummy architecture that I want to use. How
    can I write my VHDL configuration from the TB in order to use the
    dummy architecture of the sub-block?

    Thanks,
    Anand.
     
    AnandA, Apr 1, 2009
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Rakesh YC
    Replies:
    2
    Views:
    4,302
    smoses
    Sep 27, 2006
  2. markla
    Replies:
    1
    Views:
    552
    Steven Cheng
    Oct 6, 2008
  3. turituri
    Replies:
    1
    Views:
    2,249
    HT-Lab
    Sep 21, 2009
  4. rman1234
    Replies:
    2
    Views:
    2,599
    QuestaTechnologies
    Apr 19, 2010
  5. thunder
    Replies:
    4
    Views:
    189
    Daniel Kho
    Feb 24, 2014
Loading...

Share This Page