Conformal LEC of a VHDL design (RTL Vs Netlist)

Discussion in 'VHDL' started by sharatd, Oct 18, 2006.

  1. sharatd

    sharatd

    Joined:
    Oct 18, 2006
    Messages:
    1
    Hi all,

    I am doing a conformal LEC of my VHDL design. The following are the steps followed:

    --> Read in the golden (RTL .vhd) design.
    --> Read in the library (.lib) file.
    --> Read in the revised (netlist .vhd) design.

    When the tool comes to the library cell instance in the netlist, it is giving an error;

    :unknown component "X"

    But the "X" is present in the library file that I had read in already.

    Kindly let me know if I am missing anything.

    Thanks in advance.

    Regards,
    Sharath
    sharatd, Oct 18, 2006
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Anand P Paralkar

    ASIC RTL and FPGA RTL

    Anand P Paralkar, Apr 26, 2004, in forum: VHDL
    Replies:
    1
    Views:
    4,859
    Alexander Gnusin
    Apr 26, 2004
  2. kitcha
    Replies:
    5
    Views:
    6,720
    kitcha
    Feb 7, 2006
  3. Mr. Ken
    Replies:
    6
    Views:
    2,382
    Marcus Harnisch
    Jan 5, 2007
  4. Vlad Ciubotariu

    generic gate netlist using Precision RTL

    Vlad Ciubotariu, Apr 19, 2007, in forum: VHDL
    Replies:
    5
    Views:
    776
    HT-Lab
    Apr 26, 2007
  5. Vlad Ciubotariu
    Replies:
    4
    Views:
    595
    Vlad Ciubotariu
    Feb 5, 2008
Loading...

Share This Page