Connect IP to data Bram

Discussion in 'VHDL' started by mme53_fby, Jan 5, 2008.

  1. mme53_fby

    mme53_fby

    Joined:
    Jan 5, 2008
    Messages:
    1
    Hi
    I am designing my own ip core which is connected to microblaze through FSL and i need it to access the data Bram of the microblaze. I thought at first to connect the bram,which is connected to the microblaze through the LMB, to the my ip core through another FSL, but the problem is i cant manage to connect my ip core through 2 fsls and cant make the connection with th bram. I studied many approches but none of them seem feasible. An important thing is i dont want the connection to be on opb since i want a fast read and write. I would appreciate any suggestion for this problem.

    Thank You.
    mme53_fby, Jan 5, 2008
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Michel Bieleveld

    BRAM init (again ?!)

    Michel Bieleveld, Aug 14, 2004, in forum: VHDL
    Replies:
    1
    Views:
    606
    Mike Treseler
    Aug 17, 2004
  2. lomtik

    Using BRAM in Spartan 2

    lomtik, Dec 15, 2004, in forum: VHDL
    Replies:
    0
    Views:
    936
    lomtik
    Dec 15, 2004
  3. Brad Smallridge

    Xilinx BRAM Init VHDL formats

    Brad Smallridge, Jan 14, 2005, in forum: VHDL
    Replies:
    1
    Views:
    2,063
    Weng Tianxiang
    Jan 17, 2005
  4. Mike Treseler
    Replies:
    3
    Views:
    574
    Mike Treseler
    Dec 19, 2005
  5. Pasacco
    Replies:
    5
    Views:
    3,647
    Thomas Stanka
    Jan 9, 2006
Loading...

Share This Page