Comment peut on construire un std_logic_vector(63 downto 0)
a partir de 8 std_logic_vector(7downto 0)
donc comment constuire une data 64bits avec 8 data de 8bits
en vhdl.:flute:
merci de votre aide
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.