constuire un bus 64bits avec des data 8bits

Discussion in 'VHDL' started by picnanard, Mar 15, 2007.

  1. picnanard

    picnanard

    Joined:
    Mar 5, 2007
    Messages:
    19
    Likes Received:
    0
    salut a tous,

    Comment peut on construire un std_logic_vector(63 downto 0)
    a partir de 8 std_logic_vector(7downto 0)
    donc comment constuire une data 64bits avec 8 data de 8bits
    en vhdl.:flute:

    merci de votre aide
     
    picnanard, Mar 15, 2007
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Chris
    Replies:
    1
    Views:
    828
    Hay La
    Sep 22, 2003
  2. Mardagg
    Replies:
    0
    Views:
    852
    Mardagg
    May 12, 2006
  3. Bigorre.Edouardd@laposte.net

    incorporer des librairies avec la commande gcc

    Bigorre.Edouardd@laposte.net, Sep 19, 2003, in forum: C Programming
    Replies:
    21
    Views:
    964
    gokrix
    Sep 25, 2003
  4. amit

    help signed and unsigned in 64bits

    amit, Apr 7, 2004, in forum: C Programming
    Replies:
    14
    Views:
    727
    Dan Pop
    Apr 8, 2004
  5. DarkPearl

    service windows avec py2exe

    DarkPearl, Nov 10, 2006, in forum: Python
    Replies:
    5
    Views:
    585
    Tim Golden
    Nov 12, 2006
  6. picnanard
    Replies:
    0
    Views:
    734
    picnanard
    Mar 15, 2007
  7. isabelle T.
    Replies:
    0
    Views:
    352
    isabelle T.
    Mar 18, 2005
  8. wandrade

    8bits to 7segments bcd decoder

    wandrade, Nov 22, 2012, in forum: VHDL
    Replies:
    2
    Views:
    606
    goouse99@gmail.com
    Nov 23, 2012
Loading...