Conversion of 'real' to 'std_logic_vector' ?

Discussion in 'VHDL' started by GeekWizard, May 8, 2008.

  1. GeekWizard

    GeekWizard

    Joined:
    May 8, 2008
    Messages:
    1
    Hello,

    I want to convert a 'real' number (4.17E13) into a std_logic_vector of 48 bits. How can I do this as the function conv_std_logic_vector only takes in integer values and my number is beyond this range !

    Thanks
     
    GeekWizard, May 8, 2008
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. eneko
    Replies:
    2
    Views:
    2,973
    eneko
    Oct 20, 2004
  2. eNo
    Replies:
    2
    Views:
    15,680
    Hubble
    Aug 9, 2005
  3. jing
    Replies:
    1
    Views:
    4,381
    Mike Treseler
    May 17, 2006
  4. Thomas Rouam
    Replies:
    6
    Views:
    1,134
  5. vivo_m
    Replies:
    1
    Views:
    3,079
    jeppe
    Feb 23, 2012
Loading...

Share This Page