Convert text file to std_logic_vector for testbench

Discussion in 'VHDL' started by Tomeriko, Jan 3, 2010.

  1. Tomeriko

    Tomeriko

    Joined:
    Jan 3, 2010
    Messages:
    1
    Hi all,

    I would like to convet a text file (that contain Hex values) into an array and use it as an input at testbench.

    So far I succeed reading the file and writing it to the output window.

    My question is, when im reading the text file, how can i save it i manner that i can use it for testbench?

    thank's
    Tomeriko
     
    Tomeriko, Jan 3, 2010
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. khiltrop@gesytec.de

    convert std_logic_vector to unsigned ???

    khiltrop@gesytec.de, Feb 18, 2005, in forum: VHDL
    Replies:
    2
    Views:
    34,990
    Alain
    Feb 18, 2005
  2. eNo
    Replies:
    2
    Views:
    15,852
    Hubble
    Aug 9, 2005
  3. ashwin
    Replies:
    4
    Views:
    87,839
    Andy Peters
    Nov 28, 2005
  4. jing
    Replies:
    1
    Views:
    4,420
    Mike Treseler
    May 17, 2006
  5. Thomas Rouam
    Replies:
    6
    Views:
    1,150
Loading...

Share This Page