cpu 8051 dalton vhdl translated to verilog

[beky4kr]

http://bknpk.no-ip.biz/cpu_8051_ver/top.html
*

Stable Design: The design is translated from a VHDL dalton
project http://www.cs.ucr.edu/~dalton/i8051/i8051syn.
*

Small Design: Consumes only 324 Flip-Flops: map report
*

Fast Design: 50MHz for a xc4vlx25-10 XILINX device: timing
report
*

Synthesized to XILINX: synthesis scripts
*

Memories suited for XILINX device for small code (ROM256X1 and
RAM128X1S_1).
*

Set of scripts to convert between assembly to XILINX defparam
u_rom0.INIT=256'h000000...
*

Script to compile and simulated with free icarus verilog
simulator.verilog compilation script
*

verilog code verilog code