D flip flop setup and hold timings.

Discussion in 'VHDL' started by luvdhams23, Jun 3, 2010.

  1. luvdhams23

    luvdhams23

    Joined:
    Jun 3, 2010
    Messages:
    1
    Likes Received:
    0
    Hello everyone,
    I am new to this Website and as well as VHDL??

    i have got exams soon and need to work out few problems in vhdl, hope you guys help me quickly...

    problem 1)

    how do i make vhdl code for asynchronous reset D flip flop by including setup (SUT) and hold (HT) violations ? ? ? ?

    Please help me guys on this..appreciated !!
    :wink:
     
    luvdhams23, Jun 3, 2010
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. John

    Flip Flop Synchronization

    John, Jan 3, 2004, in forum: VHDL
    Replies:
    3
    Views:
    11,548
    valentin tihomirov
    Jan 5, 2004
  2. eric
    Replies:
    15
    Views:
    1,694
  3. Weng Tianxiang

    IC area of flip-flop and SRAM?

    Weng Tianxiang, May 19, 2004, in forum: VHDL
    Replies:
    1
    Views:
    1,456
    Samuel Fuhrer
    May 23, 2004
  4. Weng Tianxiang

    Best book on a flip flop circuit

    Weng Tianxiang, May 19, 2004, in forum: VHDL
    Replies:
    1
    Views:
    982
    Mike Treseler
    May 20, 2004
  5. Jim

    Tristate Flip Flop

    Jim, Oct 27, 2004, in forum: VHDL
    Replies:
    12
    Views:
    5,289
    Ho. Li
    Nov 18, 2004
  6. Marty

    Flip-flop delay in VHDL

    Marty, Nov 16, 2004, in forum: VHDL
    Replies:
    13
    Views:
    9,978
    ayza1505
    Aug 23, 2007
  7. Phil Tomson

    flip flop operator and assignment

    Phil Tomson, Jan 31, 2004, in forum: Ruby
    Replies:
    15
    Views:
    449
    Jamis Buck
    Feb 4, 2004
  8. Phil Tomson
    Replies:
    37
    Views:
    553
    Ian Hobson
    Feb 8, 2004
Loading...