Ddr Sdram

Discussion in 'VHDL' started by Peyya, Mar 18, 2009.

  1. Peyya

    Peyya

    Joined:
    Mar 3, 2009
    Messages:
    2
    Location:
    Vizag
    Hi all,
    plz help with the vhdl code for DDR SDRAM.. is it enough if read n write fetch cyclesr implemented to cmplete a project..

    Thanks in advance..
    Regards,
    Usha
    Peyya, Mar 18, 2009
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Abdul K Shaik

    DDR/SDR-SDRAM Bank Switching Doubt

    Abdul K Shaik, Aug 9, 2003, in forum: VHDL
    Replies:
    1
    Views:
    2,222
    David Jones
    Aug 9, 2003
  2. ALuPin

    DDR SDRAM

    ALuPin, Aug 24, 2004, in forum: VHDL
    Replies:
    6
    Views:
    923
    H. Peter Anvin
    Sep 3, 2004
  3. Raghavendra

    Refresh rate in DDR-SDRAM

    Raghavendra, Jan 6, 2005, in forum: VHDL
    Replies:
    0
    Views:
    1,549
    Raghavendra
    Jan 6, 2005
  4. bxbxb3

    DDR SDRAM Controller

    bxbxb3, Jan 24, 2005, in forum: VHDL
    Replies:
    11
    Views:
    6,838
    gt_reallydoeskillspam_ho_andhere_rpe@ee.ryerson.ca
    Feb 1, 2005
  5. ALuPin
    Replies:
    8
    Views:
    650
    ALuPin
    Apr 28, 2005
Loading...

Share This Page