design compiler optimization

Discussion in 'VHDL' started by mahalingamv@gmail.com, Mar 31, 2006.

  1. Guest

    Hi,

    Does synopsys design compiler perform a TILOS based circuit
    optimization.

    TILOS is a iterative circuit sizing tool which selects the critical
    path and finds the sensitive gate in the path sizes it and then
    continues with the new critical path, published in 1985 by fishburn and
    dunlop.

    any information and details about this is requested.

    if yes, Also can anyone tell me the set of commands to do the
    optimization.

    thanks,

    Mahalingam
     
    , Mar 31, 2006
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Replies:
    13
    Views:
    876
  2. Luc The Perverse

    Compiler Optimization

    Luc The Perverse, Dec 31, 2005, in forum: Java
    Replies:
    4
    Views:
    493
    Thomas Hawtin
    Jan 1, 2006
  3. Makis Papapanagiotou
    Replies:
    1
    Views:
    384
    Kevin Goodsell
    Sep 23, 2003
  4. Peter Forthmann

    Intel 8.0 compiler optimization switches

    Peter Forthmann, Jan 31, 2004, in forum: C++
    Replies:
    1
    Views:
    533
    Jack Klein
    Jan 31, 2004
  5. joshc
    Replies:
    14
    Views:
    970
    Keith Thompson
    Jan 14, 2005
  6. Alexander Stippler

    const_cast versus compiler optimization

    Alexander Stippler, Jul 13, 2005, in forum: C++
    Replies:
    6
    Views:
    577
    =?ISO-8859-15?Q?Juli=E1n?= Albo
    Jul 13, 2005
  7. Lovens Weche
    Replies:
    4
    Views:
    488
    Ian Collins
    Jun 20, 2006
  8. Ravikiran

    Zero Optimization and Sign Optimization???

    Ravikiran, Nov 17, 2008, in forum: C Programming
    Replies:
    22
    Views:
    1,067
    Thad Smith
    Nov 24, 2008
Loading...