Design of Usart(synchronous) in Vhdl using Quartus

Discussion in 'VHDL' started by athulyapg, Aug 18, 2006.

  1. athulyapg

    athulyapg

    Joined:
    Aug 18, 2006
    Messages:
    2
    Likes Received:
    0
    Hi ,

    Can anyone tell me what are the steps in design of synchronous serial communication and testing using Quartus. The target device is CPLD (Altera)
     
    athulyapg, Aug 18, 2006
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Paul Leventis

    Re: Quartus bug or wrong VHDL?

    Paul Leventis, Jun 24, 2003, in forum: VHDL
    Replies:
    0
    Views:
    2,681
    Paul Leventis
    Jun 24, 2003
  2. rickman
    Replies:
    3
    Views:
    5,218
    rickman
    Jul 15, 2003
  3. Jeroen

    Quartus 4.1 VHDL bug?

    Jeroen, Sep 18, 2004, in forum: VHDL
    Replies:
    5
    Views:
    992
    Ralf Hildebrandt
    Sep 19, 2004
  4. Divyang M
    Replies:
    2
    Views:
    968
    Divyang M
    May 26, 2005
  5. Ocean

    USART help

    Ocean, May 10, 2006, in forum: VHDL
    Replies:
    1
    Views:
    794
    Ocean
    May 10, 2006
  6. Shannon
    Replies:
    20
    Views:
    10,974
  7. fons
    Replies:
    0
    Views:
    864
  8. Rickert
    Replies:
    0
    Views:
    937
    Rickert
    Oct 6, 2011
Loading...