divide by 3

Discussion in 'VHDL' started by hsvjap, Sep 12, 2008.

  1. hsvjap

    hsvjap

    Joined:
    Mar 15, 2008
    Messages:
    17
    hi all,

    how do u design a divide by 3 ckt (seq ckt) with 50% duty cycle ?

    thnx in advance
     
    hsvjap, Sep 12, 2008
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Ciar?n Hughes

    std_logic_vector divide

    Ciar?n Hughes, Oct 1, 2003, in forum: VHDL
    Replies:
    2
    Views:
    5,029
    David Bishop
    Oct 4, 2003
  2. Kim JM
    Replies:
    1
    Views:
    1,705
    Riyaz
    Apr 2, 2004
  3. Mushmech

    Divide by n

    Mushmech, Apr 11, 2004, in forum: VHDL
    Replies:
    2
    Views:
    3,378
    Charles M. Elias
    Apr 12, 2004
  4. Ash12

    Divide by 2 counter

    Ash12, Feb 27, 2005, in forum: VHDL
    Replies:
    2
    Views:
    6,196
    aaaaaa
    Feb 28, 2005
  5. climberjc

    Re: code help and std_logic divide

    climberjc, Dec 8, 2005, in forum: VHDL
    Replies:
    0
    Views:
    536
    climberjc
    Dec 8, 2005
Loading...

Share This Page