Does anyone know where I can find a VHDL code for a slave printer interface in EPP mode?

Discussion in 'VHDL' started by LRCR, Apr 4, 2007.

  1. LRCR

    LRCR Guest

    I created a VHDL code for controlling a number of peripheral ICs, but
    I am unsure of the code I've wriiten for the Parallel port interface
    section of the design. It will really help if I could see an example
    what typically is typical written for the printer interface in EPP
    mode. Any help is welcomed. All I know so far is receiving the Data
    and Address strobe including the Write. Generating a Wait signal in
    response to the write and the strobe. There are both read and write
    cycles for both of them.
     
    LRCR, Apr 4, 2007
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Michele Bergo

    EPP interface using Altera FPGA

    Michele Bergo, Nov 5, 2004, in forum: VHDL
    Replies:
    4
    Views:
    1,092
    Mike Treseler
    Nov 26, 2004
  2. Replies:
    0
    Views:
    436
  3. Replies:
    0
    Views:
    399
  4. Replies:
    1
    Views:
    465
    Mike Treseler
    Apr 2, 2007
  5. Simon Egginton

    LOOK! i just want to know does anyone know...

    Simon Egginton, Jul 26, 2004, in forum: Javascript
    Replies:
    3
    Views:
    196
    Dr John Stockton
    Jul 26, 2004
Loading...

Share This Page