N
news reader
I use "event" to trigger comparison in Verilog testbenches.
Are there similar statements in VHDL?
Thanks.
Are there similar statements in VHDL?
Thanks.
I use "event" to trigger comparison in Verilog testbenches.
Are there similar statements in VHDL?
Thanks.
I use "event" to trigger comparison in Verilog testbenches.
Are there similar statements in VHDL?
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.