Double Clock Frequency

LearnVHDL · Mar 13, 2007

Dear All,

How can I make the clk frequency faster without using the pll/dcm?? the rate doesn't have to be double, i just want to make it faster. Thanks.

KK

scottcarl · May 17, 2007

Dear KK,

Sorry, but you can't do it without a pll/dcm. You can only make it slower.

Scott

Generating a 78MHz clock from a 100MHz base clock	0	Nov 10, 2012
Generating a 78MHz clock from a 100MHz base clock (VHDL)	5	Nov 11, 2012
FPGA for Frequency Divider	0	Mar 28, 2016
Cannot convert (double) to (double*)	1	Sep 5, 2022
DCM Core cannot generate output	2	Apr 15, 2010
Dual Edged Counter	6	Apr 17, 2013
Doubts on processes using a single clock.	4	Jul 12, 2013
C program: memory leak/ segmentation fault/ memory limit exceeded	0	Nov 12, 2022

Double Clock Frequency

LearnVHDL

scottcarl

Ask a Question

Similar Threads

Members online

Forum statistics

Latest Threads