Dual-Port RAM Simulation in ModelSim

  • Thread starter Keith Blankenship
  • Start date
K

Keith Blankenship

I'm trying to simulate dual-port RAM using a shared variable in ModelSim
6.1b.

When I isolate the dual-port RAM in its own test bench the behavior is
correct. However, when incorporated into my larger design the behavior
is strange. For instance, the stored data does not appear at the
data_out port until the first cycle the (registered) address changes.

Has anyone experienced this problem? Could this be a bug in ModelSim?

Thanks,
Keith
 
M

Mike Treseler

Keith said:
I'm trying to simulate dual-port RAM using a shared variable in ModelSim
6.1b.

Are you using a block ram code template
provided by the fpga vendor? I don't recall
any such template that uses a shared variable.
For instance, the stored data does not appear at the
data_out port until the first cycle the (registered) address changes.

That sounds normal for block ram.
Could this be a bug in ModelSim?

Very unlikely.

-- Mike Treseler
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,744
Messages
2,569,482
Members
44,901
Latest member
Noble71S45

Latest Threads

Top