dumpports:pullup and pull down (problem )

Discussion in 'VHDL' started by kasiviswa1983@gmail.com, Apr 27, 2007.

  1. Guest

    We have a design with two inouts namely "dp" and "dm".

    We use pullup(dp), pulldown(dm) in testbench.
    We are using any pullups or pulldowns in DUT.

    When we use $dumpports, only the
    "DUT to TESTBENCH" values of dp and dm are dumped in vcd file

    But the values from "TESTBENCH to DUT" are not dumped. We could not
    find the reason.


    But when we tried the same $dumpports with a small piece of code, we
    are able to see the changed of dp and dm correctly as given in the
    section "11" of "pdf".

    Can you clarify us, why the dumping is not happening for our design as
    said above --> from "TESTBENCH to DUT" ????
    Regards,
    Kasi
     
    , Apr 27, 2007
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Max

    pullup on inputs

    Max, Sep 25, 2003, in forum: VHDL
    Replies:
    0
    Views:
    611
  2. Max

    R: pullup on inputs

    Max, Sep 25, 2003, in forum: VHDL
    Replies:
    0
    Views:
    519
  3. Replies:
    2
    Views:
    2,187
    Mike Treseler
    Jun 28, 2006
  4. Mark McDougall

    verilog 'pullup' and VHDL

    Mark McDougall, Oct 26, 2006, in forum: VHDL
    Replies:
    5
    Views:
    9,908
  5. YK
    Replies:
    5
    Views:
    1,953
Loading...

Share This Page