Hi,
Any of you implemented DWT algorithm using VHDL/verilog in xilinx FPGA??
Can you please let me know the device utilization??
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.