dynamic power analysis for VHDL model

Discussion in 'VHDL' started by gigi00000, Nov 20, 2011.

  1. gigi00000

    gigi00000

    Joined:
    Nov 20, 2011
    Messages:
    1
    Hi,
    I want to use my VHDL design to do power calculation in FPGA.Can anybody tell me how to do that by forcing different input signals?
    thanking you all.
     
    gigi00000, Nov 20, 2011
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. lokesh_boddu

    Power analysis

    lokesh_boddu, Oct 18, 2006, in forum: VHDL
    Replies:
    0
    Views:
    484
    lokesh_boddu
    Oct 18, 2006
  2. afd
    Replies:
    1
    Views:
    8,365
    Colin Paul Gloster
    Mar 23, 2007
  3. skanemupp@yahoo.se

    def power, problem when raising power to decimals

    skanemupp@yahoo.se, Apr 16, 2008, in forum: Python
    Replies:
    8
    Views:
    371
    Mark Dickinson
    Apr 17, 2008
  4. ssubbarayan
    Replies:
    5
    Views:
    2,336
    Dave Hansen
    Nov 3, 2009
  5. Debbie
    Replies:
    4
    Views:
    166
    muhamadwahidi@gmail.com
    Dec 15, 2013
Loading...

Share This Page