Error: VHDL Use Clause error at quartustest.vhd(6): design library "IEEE" does not contain primary u

Discussion in 'VHDL' started by feiyang, Nov 23, 2006.

  1. feiyang

    feiyang Guest

    use quartus 5.0
    when compile a project, give this messege:
    Error: VHDL Use Clause error at quartustest.vhd(6): design library "IEEE"
    does not contain primary unit "std_logic_textio"
    how can i solve?
    feiyang, Nov 23, 2006
    #1
    1. Advertising

  2. feiyang

    Ajeetha Guest

    TEXTIO is intended for simulation alone, not for synthesis, since
    Quartus is a synthesizer it doesn't like it. Why do you have that in
    your RTL file? Or may be you are passing your tetsbench file to
    Quartus?

    Regards
    Ajeetha, CVC
    www.noveldv.com
    feiyang wrote:
    > use quartus 5.0
    > when compile a project, give this messege:
    > Error: VHDL Use Clause error at quartustest.vhd(6): design library "IEEE"
    > does not contain primary unit "std_logic_textio"
    > how can i solve?
    Ajeetha, Nov 23, 2006
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Santosh
    Replies:
    0
    Views:
    735
    Santosh
    Mar 16, 2006
  2. Santosh
    Replies:
    0
    Views:
    598
    Santosh
    Mar 16, 2006
  3. Roger Pack
    Replies:
    3
    Views:
    157
    Roger Pack
    Sep 28, 2010
  4. Jason Carlton
    Replies:
    11
    Views:
    247
    Dr J R Stockton
    Dec 8, 2009
  5. Bart Fox
    Replies:
    2
    Views:
    832
    Vignesh2207
    Mar 19, 2014
Loading...

Share This Page