Failure: (vsim-3807) Types do not match between component and entity for port "out1".

[deesaid]

Hi, i got Failure: (vsim-3807) Types do not match between component and entity for port "out1". I got also failure for port out2 and so on.

When i check component in haar_tb.vhd : testbench file is same with entity in haar.vhd. Can I know what the solution for this problem.

 

[deesaid]

i got the error message when i click on EDA Gate Level simulation.

 

[joris]

you'll have to post the relevant code for anyone to be able to help.
Double check inputs and outputs, as well as setting correct 'generic' values

 

[deesaid]

Before that,i'm a beginner in vhdl code & fpga (altera), i want to ask question
my program:compilation and RTL simulation is success,but gate level simulation is not success, Is it effect when running the program in fpga?

For your information,RTL and gate level simulation in model sim