Floating point multiplier

Discussion in 'VHDL' started by mailmekaran, Aug 23, 2006.

  1. mailmekaran

    mailmekaran

    Joined:
    Aug 23, 2006
    Messages:
    2
    Hello to all,
    I am designing floating point FIR filter with lattice structure.I have designed floating point ader and multiplier. but multiplier is not working properly. Please help me out from this problem by sending VHDL code for the same or any related info,from where can i get help.
    Thankx in advance.
     
    mailmekaran, Aug 23, 2006
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. anil
    Replies:
    2
    Views:
    1,664
    HT-Lab
    Jan 28, 2007
  2. Nauman Mir
    Replies:
    0
    Views:
    583
    Nauman Mir
    Jul 15, 2009
  3. deejay220989

    VHDL Floating Point Multiplier

    deejay220989, Jan 9, 2011, in forum: VHDL
    Replies:
    0
    Views:
    1,715
    deejay220989
    Jan 9, 2011
  4. Saraswati lakki
    Replies:
    0
    Views:
    1,390
    Saraswati lakki
    Jan 6, 2012
  5. teeshift
    Replies:
    2
    Views:
    284
    Chris Pearl
    Dec 1, 2006
Loading...

Share This Page