generate statement

Discussion in 'VHDL' started by crazyrdx, Sep 11, 2005.

  1. crazyrdx

    crazyrdx Guest

    I need to represent the following in a generate statement

    p(1) = y(0) * c(1)
    p(3) = y(1) * c(3)
    p(5) = y(2) * c(5)
    p(i) = y(i-n) * c(i)
    and so on...

    I basically need to use two indices. How can I do this?

    Thanks
     
    crazyrdx, Sep 11, 2005
    #1
    1. Advertising

  2. crazyrdx wrote:
    > I need to represent the following in a generate statement
    >
    > p(1) = y(0) * c(1)
    > p(3) = y(1) * c(3)
    > p(5) = y(2) * c(5)
    > p(i) = y(i-n) * c(i)
    > and so on...
    >
    > I basically need to use two indices. How can I do this?


    What about two for-generate outside (and nested) for the indices and
    finally an if generate?

    Ralf
     
    Ralf Hildebrandt, Sep 11, 2005
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Isaac

    Error Generate Statement

    Isaac, Aug 7, 2003, in forum: VHDL
    Replies:
    3
    Views:
    2,420
    Keith Williams
    Aug 7, 2003
  2. Roman Zeilinger

    For Loop Generate Statement

    Roman Zeilinger, Sep 23, 2004, in forum: VHDL
    Replies:
    2
    Views:
    3,418
    Allan Herriman
    Sep 23, 2004
  3. Weng Tianxiang
    Replies:
    5
    Views:
    1,357
    Christophe
    Feb 16, 2006
  4. Replies:
    3
    Views:
    440
    red floyd
    Apr 7, 2006
  5. Harlan Messinger
    Replies:
    2
    Views:
    2,357
    John Bell
    Mar 28, 2010
Loading...

Share This Page