Generic for Synthesis in Synplicity

Discussion in 'VHDL' started by bruceb58, Jan 11, 2010.

  1. bruceb58

    bruceb58

    Joined:
    Jan 11, 2010
    Messages:
    1
    Likes Received:
    0
    I would like to set a generic in a submodule to enable certain logic depending on the version of chip I am building. Is it required to route the generic all the way up to the top level to set it during synthesis or can it be done by specifying a path to the highest level that the generic exists in the Synplicity .prj file?
     
    bruceb58, Jan 11, 2010
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. walala
    Replies:
    4
    Views:
    2,436
    Ralf Hildebrandt
    Sep 8, 2003
  2. walala
    Replies:
    4
    Views:
    1,532
    Technology Consultant
    Sep 9, 2003
  3. salman sheikh

    Synplicity Synthesis of VHDL module

    salman sheikh, Jan 15, 2004, in forum: VHDL
    Replies:
    0
    Views:
    1,550
    salman sheikh
    Jan 15, 2004
  4. etoktas

    Synplicity synthesis error

    etoktas, Jul 13, 2006, in forum: VHDL
    Replies:
    0
    Views:
    1,190
    etoktas
    Jul 13, 2006
  5. SuSenSa08
    Replies:
    8
    Views:
    2,045
    Alan Fitch
    Jan 21, 2008
  6. ALuPin@web.de
    Replies:
    3
    Views:
    950
    ALuPin@web.de
    Apr 1, 2009
  7. sridar

    Synplicity tool

    sridar, Oct 5, 2009, in forum: VHDL
    Replies:
    0
    Views:
    553
    sridar
    Oct 5, 2009
  8. Merciadri Luca
    Replies:
    5
    Views:
    1,323
    Merciadri Luca
    Oct 14, 2010
Loading...