Good VHDL book for Verilog designer

Marko · May 20, 2005

I'm a Verilog designer with several years experience. Now I'm looking
to come up to speed with VHDL. Can anyone suggest a good book on VHDL
that targets someone coming from a Verilog background? TIA.

Neo · May 20, 2005

perrys VHDL book might be a good choice or if you can digest it, peter
ashendens vhdl is the best.

Mak · May 23, 2005

Hello,

HDL Chip Design from Douglas J. Smith contains many examples comparing
with verilog and VHDL code side by side. A very good reference.

Mak

ram · May 30, 2005

HI,
Try out
Digital System Design with VHDL by
Mark Zwolinski
Prentice Hall
ISBN: 0-13-039985-X

Ram

Most popular VHDL/Verilog	3	Feb 15, 2011
VHDL vs. verilog question	19	Jul 28, 2010
VHDL MEMORY MODLELS DESIGNER?	3	Feb 1, 2011
VHDL and System Verilog Assertions	1	Aug 14, 2011
Including Verilog parameter in VHDL	1	Apr 9, 2010
vhdl questions from a verilog person	35	Jan 28, 2009
Configuration for VHDL entity instantiated under Verilog module	0	Apr 1, 2009
switch to verilog module in a vhdl wrapper	0	Nov 18, 2009

Good VHDL book for Verilog designer

Marko

Neo

Mak

ram

Ask a Question

Similar Threads

Members online

Forum statistics

Latest Threads