Help! syn2tlf -- Cadence timing library TLF4.4 models

Discussion in 'VHDL' started by xiaobin, Apr 18, 2004.

  1. xiaobin

    xiaobin Guest

    Hello, there:

    I am using Cadence PKS tools to synthesis VHDL designs. To do that, PKS asks
    for TLF Timing Library. So, I use syn2tlf utility for that from synopsys
    lib.

    (1) But, as issuing the following, I got error message and syn2tlf just
    stopped.

    syn2tlf -format 4.4 -o typical.tlf typical.lib

    (2) So, I had to give up TLF 4.4 models, then issued:

    syn2tlf -format 4.3 -o typical.tlf typical.lib

    syn2tlg.log goes :
    Warning! Slew measured points have not been specified. Applications
    [OI-SMNS]
    will assume 40-60 as the slew measurement points.

    Warning! Unspecified/zero capacitance value for input/inout
    [DI-NOCAP]
    pin/bus/bundle in cell(s).... ....


    Then, after "read_tlf", PKS complained :
    --> WARNING: No lower measured slew threshold for rising transition
    specified,
    assuming default value of 40% <TECHLIB-399>.
    --> WARNING: No upper measured slew threshold for rising transition
    specified,
    assuming default value of 60% <TECHLIB-399>.
    --> WARNING: No lower measured slew threshold for falling transition
    specified,
    assuming default value of 40% <TECHLIB-399>.
    --> WARNING: No upper measured slew threshold for falling transition
    specified,
    assuming default value of 60% <TECHLIB-399>.
    Info: Library 'typical' was loaded from file '/ece/...'.
    Too much trouble!



    Could anyone help me out with the two problems:

    (1) Why not accpet "-format 4.4" ?

    (2) How to specify those options in syn2tlf?





    Thanks in advance!

    -/X
     
    xiaobin, Apr 18, 2004
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Marcus Schaemann
    Replies:
    1
    Views:
    1,077
    Eyck Jentzsch
    Sep 17, 2003
  2. Thomas K. Balthasar

    Timing Models; here Transport

    Thomas K. Balthasar, Feb 10, 2004, in forum: VHDL
    Replies:
    1
    Views:
    514
    fabbl
    Feb 11, 2004
  3. vinjvinj
    Replies:
    15
    Views:
    577
    Jeremy Sanders
    Nov 10, 2005
  4. Jean-Paul Calderone
    Replies:
    0
    Views:
    437
    Jean-Paul Calderone
    Nov 7, 2005
  5. David Heinemeier Hansson
    Replies:
    0
    Views:
    236
    David Heinemeier Hansson
    Dec 23, 2004
Loading...

Share This Page