A
absr
Hi
Can anybody tell me How to interface VHDL generic port map with
verilog model?
Thanks in advance
Can anybody tell me How to interface VHDL generic port map with
verilog model?
Thanks in advance
absr said:Can anybody tell me How to interface VHDL generic port map with
verilog model?
absr said:Hi
Can anybody tell me How to interface VHDL generic port map with
verilog model?
Thanks in advance
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.