How do measure Power,Delay and area in vhdl

Discussion in 'VHDL' started by Noura, Jun 7, 2013.

  1. Noura

    Noura

    Joined:
    Jun 7, 2013
    Messages:
    1
    hi,
    i need 2 know How do i measure Power,Delay and area in vhdl? ( in simulate with ISE)
    please guide me
    tnx
    Noura, Jun 7, 2013
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. walala
    Replies:
    0
    Views:
    601
    walala
    Sep 8, 2003
  2. Christopher Denis
    Replies:
    4
    Views:
    1,051
    Ralf Hildebrandt
    Jan 30, 2005
  3. Mark
    Replies:
    1
    Views:
    573
    Larry Barowski
    Jun 27, 2005
  4. harisrini@gmail.com

    Measure simulation time in VHDL.

    harisrini@gmail.com, Mar 27, 2007, in forum: VHDL
    Replies:
    4
    Views:
    648
    Mike Treseler
    Mar 31, 2007
  5. skanemupp@yahoo.se

    def power, problem when raising power to decimals

    skanemupp@yahoo.se, Apr 16, 2008, in forum: Python
    Replies:
    8
    Views:
    356
    Mark Dickinson
    Apr 17, 2008
Loading...

Share This Page