How would you model ppm offset while generating a clock in the testbench ??

Discussion in 'VHDL' started by ankitiec, Jul 29, 2008.

  1. ankitiec

    ankitiec

    Joined:
    Jul 29, 2008
    Messages:
    1
    Likes Received:
    0
    How would you model ppm offset while generating a clock in the testbench ??
     
    ankitiec, Jul 29, 2008
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Lance Riedel

    Translated Offset to Source Offset

    Lance Riedel, Oct 14, 2003, in forum: XML
    Replies:
    2
    Views:
    692
    Patrick TJ McPhee
    Oct 15, 2003
  2. Kyle H.

    Testbench with clock issue

    Kyle H., Oct 3, 2006, in forum: VHDL
    Replies:
    8
    Views:
    8,746
    shyam.krishnan.r20
    Nov 29, 2010
  3. Marko Faldix

    ppm: ppm install Spreadsheet::ParseExcel

    Marko Faldix, Jan 26, 2004, in forum: Perl Misc
    Replies:
    3
    Views:
    747
    James Willmore
    Jan 27, 2004
  4. Kenetic

    12 hour clock and offset problem

    Kenetic, Jun 16, 2007, in forum: Perl Misc
    Replies:
    25
    Views:
    449
    anno4000@radom.zrz.tu-berlin.de
    Jun 24, 2007
  5. HyperText
    Replies:
    0
    Views:
    468
    HyperText
    Nov 10, 2012
  6. pierpaolo.bagnasco@gmail.com

    Generating a 78MHz clock from a 100MHz base clock (VHDL)

    pierpaolo.bagnasco@gmail.com, Nov 11, 2012, in forum: VHDL
    Replies:
    5
    Views:
    1,177
  7. Roy Smith
    Replies:
    4
    Views:
    570
    Roy Smith
    Jan 27, 2013
  8. Chris Waugh
    Replies:
    5
    Views:
    621
    goouse99@gmail.com
    Aug 16, 2013
Loading...