How would you model ppm offset while generating a clock in the testbench ??

Discussion in 'VHDL' started by ankitiec, Jul 29, 2008.

  1. ankitiec

    ankitiec

    Joined:
    Jul 29, 2008
    Messages:
    1
    How would you model ppm offset while generating a clock in the testbench ??
    ankitiec, Jul 29, 2008
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Lance Riedel

    Translated Offset to Source Offset

    Lance Riedel, Oct 14, 2003, in forum: XML
    Replies:
    2
    Views:
    497
    Patrick TJ McPhee
    Oct 15, 2003
  2. Marko Faldix

    ppm: ppm install Spreadsheet::ParseExcel

    Marko Faldix, Jan 26, 2004, in forum: Perl Misc
    Replies:
    3
    Views:
    421
    James Willmore
    Jan 27, 2004
  3. HyperText
    Replies:
    0
    Views:
    349
    HyperText
    Nov 10, 2012
  4. pierpaolo.bagnasco@gmail.com

    Generating a 78MHz clock from a 100MHz base clock (VHDL)

    pierpaolo.bagnasco@gmail.com, Nov 11, 2012, in forum: VHDL
    Replies:
    5
    Views:
    687
  5. Roy Smith
    Replies:
    4
    Views:
    260
    Roy Smith
    Jan 27, 2013
Loading...

Share This Page