I can use std_logic_vector only as input signal in Xilinx?

Discussion in 'VHDL' started by Will, Mar 9, 2009.

  1. Will

    Will Guest

    Hi all,

    When I assign an input signal as integer or real, I can only change
    its value as a bit in test bench using Xilinx ISE 9.2i. Is
    std_logic_vector the only right type for an input signal to input an
    integer?

    Thanks and bow.
     
    Will, Mar 9, 2009
    #1
    1. Advertisements

  2. Will

    joris

    Joined:
    Jan 29, 2009
    Messages:
    152
    Likes Received:
    0
    A entity "should" have std_logic/std_logic_vector input/outputs only (this is required byt Xilinx ISE anyway)

    You can use integer-type or other types in the test bench, as long as you convert them to/from std_logic_vector for inputs/outputs of the component that's being tested.
     
    joris, Mar 10, 2009
    #2
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Rakesh Sharma
    Replies:
    4
    Views:
    3,049
    Ray Andraka
    Oct 4, 2004
  2. Rakesh Sharma
    Replies:
    2
    Views:
    3,333
    Thomas Rudloff
    Oct 22, 2004
  3. Replies:
    6
    Views:
    5,189
    Douglas Sykora
    Feb 11, 2005
  4. Replies:
    4
    Views:
    904
    Walter Roberson
    Sep 9, 2005
  5. Weng Tianxiang
    Replies:
    6
    Views:
    1,074
    Ray Andraka
    Mar 19, 2007
  6. Pieter
    Replies:
    3
    Views:
    1,349
  7. Thomas Rouam
    Replies:
    6
    Views:
    1,502
  8. Will
    Replies:
    3
    Views:
    862
    JohnDuq
    Mar 20, 2009
Loading...