I need help for RAM coding In verilog

Discussion in 'VHDL' started by apssingh, Jan 11, 2006.

  1. apssingh

    apssingh Guest

    I wand document and and idea for ram coding and verification with
    timing cycles included.
    plz send it in verilog.
     
    apssingh, Jan 11, 2006
    #1
    1. Advertising

  2. apssingh

    Ajeetha Guest

    Hi,
    Why not ask for that in comp.lang.verilog then? Also, a simple RAM
    will be:

    reg [31:0] ram [7:0];

    Timing etc. - why not refer to a standard data sheet?

    Ajeetha
    www.noveldv.com
     
    Ajeetha, Jan 11, 2006
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Robert Posey
    Replies:
    0
    Views:
    681
    Robert Posey
    Nov 26, 2003
  2. ashu
    Replies:
    1
    Views:
    464
  3. ashu
    Replies:
    2
    Views:
    619
    mysticlol
    Nov 6, 2006
  4. Xin Xiao

    Block RAM Distributed RAM

    Xin Xiao, Jan 7, 2008, in forum: VHDL
    Replies:
    8
    Views:
    1,479
    Duane Clark
    Jan 7, 2008
  5. bart
    Replies:
    0
    Views:
    487
Loading...

Share This Page