Andy,
Interesting point about the new ?= operator, though I hate the syntax.
Stinks of C to me! But that's just me...
With time I think you will like it. The more I tinker with it,
the more I like it. Hind sight, I think the language would be
more robust without boolean. That way there would only be one
set of conditional operators which returned a bit/std_ulogic value.
> And right around the corner
will be a <= condition ? b, c; !!! If people want to write C, let them
compile it with a C compiler, don't mess up VHDL.
Hey - not on my watch.
We considered an expression of the form: A when condition else B
However due to waveforms in signal assignments it would not work.
We considered an expression of the form: A if condition else B
However the C programmers did not like it.
We considered an expression of the form: A if condition, B
However that would be weird in a subprogram call and
hence it was ditched.
As a result, we ended up expanding conditional signal assignment
to be allowed both concurrently and sequentially as well as allowing
it to be used for variables (likewise for selected assignment):
Y <= 8D"255" when A > 255 else A ;
We may reconsider the following: A if condition else B
I like this best of all since it differentiates if from
case (particularly selected signal assignment), but this
will only happen if someone else brings it up.
Cheers,
Jim
--
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Jim Lewis
Director of Training mailto:
[email protected]
SynthWorks Design Inc.
http://www.SynthWorks.com
1-503-590-4787
Expert VHDL Training for Hardware Design and Verification
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~