Implementation of an up/down counter in a Xilinx Spartan 2E board

Discussion in 'VHDL' started by mrudhulbala@gmail.com, Apr 27, 2007.

  1. Guest

    Hi... I need some help in the implementation part of an 4-bit up/down
    counter on the Xilinx Spartan 2E board...
    I am confused as how what code to write for implementing a counter and
    how to connect this code to the VHD code.

    waiting for a response...

    Thanks in advance....!!
    , Apr 27, 2007
    #1
    1. Advertising

  2. Mike Treseler, Apr 27, 2007
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Clyde
    Replies:
    2
    Views:
    2,027
    Clyde
    Feb 15, 2004
  2. cvl
    Replies:
    1
    Views:
    1,190
    Leon Heller
    Jun 3, 2004
  3. fpgawizz
    Replies:
    5
    Views:
    4,253
    dutchgoldtony
    Mar 14, 2005
  4. Jialin
    Replies:
    0
    Views:
    446
    Jialin
    Nov 7, 2006
  5. Rutger Stoots

    Xilinx 9.2 and Spartan-3 Starter Board

    Rutger Stoots, Aug 20, 2007, in forum: VHDL
    Replies:
    2
    Views:
    790
    Dave Pollum
    Aug 23, 2007
Loading...

Share This Page