Implementing time domain multiplexing

S

sunluc

Joined
Apr 4, 2009
Messages
1
Reaction score
0
Hi I am trying to implement TDM in VHDL
using a 8 to 1 mux and a 1 to 8 demux
the problem is that I don't now how to implement a clock signal on the mux side.
So any ideeas ?
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Similar Threads

Implementing Many Stacks in the Same Program 1
Generic Multiplexer 3
geting error as unxpected symbol read: ". in array initialization 0
I2C bus multiplexing inside CPLD 10
Issue with simulation time - Modelsim PE Student 10.4 1
NIO multiplexing + thread pooling 16
Byte lane select 4
Outputting signal values to terminal Within Character Array 0

Members online

Total: 27 (members: 1, guests: 26)
Robots: 437

Forum statistics

Threads
473,768
Messages
2,569,574
Members
45,051
Latest member
CarleyMcCr

Latest Threads

Top