inout

Discussion in 'VHDL' started by Attila Csosz, Sep 16, 2006.

  1. Attila Csosz

    Attila Csosz Guest

    inout port triggers self?
     
    Attila Csosz, Sep 16, 2006
    #1
    1. Advertisements

  2. Attila Csosz wrote:

    > inout port triggers self?


    Processes are triggered, not ports.

    --
    Paul.
     
    Paul Uiterlinden, Sep 16, 2006
    #2
    1. Advertisements

  3. Attila Csosz

    Attila Csosz Guest

    But u understand what I mean..

    Paul Uiterlinden wrote:
    > Attila Csosz wrote:
    >
    >> inout port triggers self?

    >
    > Processes are triggered, not ports.
    >
     
    Attila Csosz, Sep 16, 2006
    #3
  4. Attila Csosz wrote:

    > Paul Uiterlinden wrote:
    >> Attila Csosz wrote:
    >>
    >>> inout port triggers self?

    >>
    >> Processes are triggered, not ports.
    >>

    > But u understand what I mean..
    >


    No, I don't see what inout ports has to do with it.

    Simplest self-triggering process:

    clk <= NOT clk AFTER 1 ns;

    Any other process that assigns to a signal that is also in the
    sensitivity list or wait clause triggers itself. Whether the signal
    is a formal port of mode inout is irrelevant.

    --
    Paul.
     
    Paul Uiterlinden, Sep 17, 2006
    #4
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Tianlun

    Inout signal

    Tianlun, Jun 30, 2003, in forum: VHDL
    Replies:
    1
    Views:
    4,609
    Ajeetha Kumari
    Jun 30, 2003
  2. John Potter

    Question: inout signal assignment

    John Potter, Sep 6, 2003, in forum: VHDL
    Replies:
    1
    Views:
    2,045
    Renaud Pacalet
    Sep 8, 2003
  3. Ralph Friedrich
    Replies:
    1
    Views:
    602
    Jim Lewis
    Nov 7, 2003
  4. cruzin
    Replies:
    2
    Views:
    4,825
    PO Laprise
    Jan 23, 2004
  5. minkowsky

    INOUT port on entity

    minkowsky, Feb 16, 2004, in forum: VHDL
    Replies:
    29
    Views:
    1,691
    Jos De Laender
    Feb 28, 2004
  6. =?ISO-8859-15?Q?Fr=E9d=E9ric_Lochon?=

    connecting std_logic inout ports and std_logic_vector inout port

    =?ISO-8859-15?Q?Fr=E9d=E9ric_Lochon?=, Nov 6, 2007, in forum: VHDL
    Replies:
    3
    Views:
    1,122
  7. Ken

    inout to inout

    Ken, May 9, 2008, in forum: VHDL
    Replies:
    2
    Views:
    888
    Aiken
    May 9, 2008
  8. THurkmans
    Replies:
    14
    Views:
    3,036
    Mike Treseler
    Aug 11, 2009
Loading...