Internal CPLD Pull Up resistor control (QUARTUSII Software).

Discussion in 'VHDL' started by ferrari, Jun 29, 2008.

  1. ferrari

    ferrari

    Joined:
    Jun 19, 2008
    Messages:
    6
    Hi Guys, the MAXII CPLDs have an internal pull up on each I/O pin. i would like to disable this pull up to one of the pins. and i could not find any info on how-to do that thing. maybe some of you know how this is done in the QUARUSII software?
    thanks.
     
    ferrari, Jun 29, 2008
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. ALuPin
    Replies:
    0
    Views:
    691
    ALuPin
    Feb 20, 2004
  2. ALuPin
    Replies:
    13
    Views:
    6,575
    mouna
    Nov 27, 2008
  3. krithiga81@yahoo.com

    weak pull up and pull down

    krithiga81@yahoo.com, Jun 26, 2006, in forum: VHDL
    Replies:
    2
    Views:
    2,223
    Mike Treseler
    Jun 28, 2006
  4. jidan1@hotmail.com

    Can you implement a pull-up resistor in VHDL?

    jidan1@hotmail.com, Dec 4, 2007, in forum: VHDL
    Replies:
    8
    Views:
    5,565
    Dave Pollum
    Dec 5, 2007
  5. Daniel Di Vita

    External Server pull files from Internal Server

    Daniel Di Vita, Aug 29, 2006, in forum: ASP General
    Replies:
    1
    Views:
    182
    Jeff Cochran
    Aug 30, 2006
Loading...

Share This Page