Is there a way to combine verilog and vhdl?

alomar · Nov 15, 2006

I have a component written in vhdl and I want to use it in some instance written in verilog.

Is there a way to combine them together or I must rewrite the vhdl component? If any, please tell me how to do this.

Thanks for your help.

VHDL-BEGINNER · Nov 15, 2006

yes you can do that.

you should create a symbol file of both components. With using the block editor you can choose these symbol files and can place them there. Now you can connect al the I/O´s of them as you want. The block editor file must be your top-design.

Good luck

(Sorry for my bad english)

Vhdl coding	0	Apr 21, 2022
VHDL: AXI-stream FIFO	2	Jan 12, 2023
vhdl & verilog simulation	4	Sep 9, 2013
How to instantiate a verilog block inside a VHDL entity?	4	Feb 17, 2014
problem mixing vhdl and verilog using tristate	1	Jul 26, 2013
Some Cash for Vhdl coding	0	Apr 21, 2022
Low level block coding	0	Mar 6, 2022
verilog, rtl, simulation	0	Apr 22, 2017

Is there a way to combine verilog and vhdl?

alomar

VHDL-BEGINNER

Ask a Question

Similar Threads

Members online

Forum statistics

Latest Threads