jtag/ATPG and read-only registers

Discussion in 'VHDL' started by Calvin, Nov 23, 2005.

  1. Calvin

    Calvin Guest

    Is there any way I can write vhdl codes for testability for read-only
    registers in FPGA or ASIC ?

    Muxing using the test mode pin is not acceptable since its value may be
    flipped by exposing to radiation and leading to erroreneous writes.

    I heard that we can use jtag or ATPG to check out read-only registers
    during testing. Please share with us your experience or expertise.

    Many thanks in advance.

    Calvin
    Calvin, Nov 23, 2005
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. moe
    Replies:
    3
    Views:
    796
    Jim Wu
    Nov 16, 2003
  2. Bruce Sam
    Replies:
    9
    Views:
    3,761
    reneske
    Nov 25, 2008
  3. Replies:
    0
    Views:
    553
  4. Matt Clement

    bountary scan with JTAG

    Matt Clement, Mar 6, 2006, in forum: VHDL
    Replies:
    0
    Views:
    490
    Matt Clement
    Mar 6, 2006
  5. Replies:
    3
    Views:
    2,654
    Thomas Stanka
    Feb 22, 2008
Loading...

Share This Page